## **B.Tech IV Year I Semester**

# JNTUA COLLEGE OF ENGINEERING (AUTONOMOUS) PULIVENDULA 19AEE75b- DIGITAL SIGNAL PROCESSORS AND APPLICATIONS (Open Elective-III)

L T P C 3 0 0 3

Course Objectives: The objectives of the course are to make the students learn about

- Provide the basic knowledge of different DSP Processors.
- Interfacing Memory and I/O Peripherals to different Programmable DSP Devices
- Operation of the ADC and programming modes
- Introduction to Field Programmable Gate Arrays
- Provide the basic knowledge of different DSP Processors.

#### UNIT - I:

10 Hrs

Introduction to the TMSLF2407 DSP Controller: Brief Introduction to Peripherals - Types of Physical Memory - Software Tools

C2XX DSP CPU and instruction set: Introduction to the C2xx DSP Core and Code Generation - The Components of the C2xx DSP Core - Mapping External Devices to the C2xx Core and the Peripheral Interface -System Configuration Registers —Memory - Memory Addressing Modes - Assembly Programming Using the C2xx DSP Instruction Set

### **Learning Outcomes:**

At the end of this unit, the student will be able to

• Able to understand the basic concepts of DSP controller

L1 L2

• Able to understand the Assembly language programming

UNIT - II:

10 Hrs

Parallel and Soviel Date Transfers Dis Multiplesing (MIN) and Consul Days and Property III

Parallel and Serial Data Transfer: Pin Multiplexing (MUX) and General Purpose I/O Overview - Multiplexing and General Purpose I/O Control Registers - Using the General Purpose I/O Ports, Serial Communication

## **Learning Outcomes:**

At the end of this unit, the student will be able to

• Understand the Pin Multiplexing and GPIO pins

L1

• Analyze the serial Communication concepts

L2

• Understand the concept of control Registers

L3

UNIT – III:

Interrupt system of TMS320LF2407: Introduction to Interrupts - Interrupt Hierarchy - Interrupt Control Registers - Initializing and Servicing Interrupts in Software, real time control with interrupts The analog-to-digital converter (ADC): ADC Overview - Operation of the ADC and programming modes

# **Learning Outcomes:**

At the end of this unit, the student will be able to

• Understand the concept of Interrupts

L1

• Analyze the concept of Analog to digital converter

**L2** 

#### UNIT-IV:

10 Hrs

**Event Managers (EVA, EVB):** Overview of the Event Manager (EV) - Event Manager Interrupts - General Purpose (GP) Timers- Compare Units - Capture Units and Quadrature Encoded Pulse (QEP) Circuitry - General Event Manager Information – PWM Signal Generation with Event Managers and interrupts, Measurement of speed with Capture Units, Implementation of Space Vector Modulation with DSP TMSLF2407A

Page 1 of 2

Annexure-III	R19
Learning Outcomes:	
At the end of this unit, the student will be able to	
<ul> <li>Understand the concept of Event Manager and Interrupts</li> </ul>	L1
<ul> <li>Apply the concept of Space Vector Modulation with processor</li> </ul>	L2
UNIT – V:	10 Hrs
Field Programmable Gate Arrays: Introduction to Field Programmable Gate Arrays – Clear FPGA – Types of FPGA, Configurable logic Blocks (CLB), Input/Output Block (Programmable Interconnect Point (PIP)- HDL programming –overview of Spartan 6 & ISE Suite, Implementation of PWM technique with SPARTAN-6 FPGA  Learning Outcomes:	IOB) -
At the end of this unit, the student will be able to	
<ul> <li>Understand the concept of Field Programmable Gate Arrays.</li> </ul>	L1
<ul> <li>Apply the concept of HDL programming and PWM technique implementation</li> </ul>	L2
<ol> <li>Text Books:</li> <li>Hamid A. Tolyat, "DSP based Electromechanical Motion Control"-CRC press, 2004</li> <li>Wayne Wolf, "FPGA based system design", Prentice hall, 2004</li> </ol>	
Reference Books:	
1. Application Notes from the website of Texas Instruments	
2. Spartan-6 FPGA Configurable Logic Block, 2010	
3. Xilinx Spartan 6 Data sheets	
Course Outcomes:	
At the end of this Course the student will be able to	
<ul> <li>Write Assembly Language Programs for the Digital Signal Processors</li> </ul>	L1
<ul> <li>Configure and use Digital Input / Output lines and ADCs</li> </ul>	L2
Configure and use Interrupts and Event Managers for PWM generation	L3
• Employ DSPs &	L4
• FPGAs for the real time control of Power Electronic Controllers	L5

